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IABSTRACT
This report covers the theoretical and empirical criteria used in the
design of a Pulse and Frequency Modulated Boost Regulator (the so-called
Improved Boost Regulator or IBR).
All of the operating modes are discussed, and criteria are derived
to enable the design of such regulators, given the source and load require-
ments. Specifically, criteria are developed for sizing the output and
input capacitors, the charging inductance, and the starting and drive,
circuit components. Also included are specific design examples and a
comparison of predicted to measured performance.
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INTRODUCTION
A. BACKGROUND
The particular Boost Regulator (BR) design studied under this
contract, was conceived as operational within the general constraints
of a "Mariner-type" power subsystem. The constraints of a Mariner
system are:
(1) A wide input voltage rang, from 25VDC to 50VDC.
(2) High efficiency over a wide load range, e.g. low standby losses.
(3) Non-Synchronous operation.
(4) Low parts-count, less than the present (Mariner '69) design
which uses 80 parts.
(5) Low weight.
An improved version of a Boost. Regulator (IBR) design was
achieved within the general constraints cited above. The basic
IBR design was developed for the Capsule System Advanced Development
(CSAD) program, by Wilorco, under sub-contract to the Jet Propulsion
Laboratory (1). The design studied under this contract (7) is
similar to the CSAD design in all major respects, however some
refinements have been added.
During this effort particular emphasis was placed on achievin&
a design capable of operation to no-load at high efficiency.
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B. PURPOSE
The pu-nose of this sub-contract Was:
(l) To verify the CSAD des ±gn technique at several higher power levels.
(2) To codify and systematize as much of the design technique as
possible.
(3) To design and construct~.hree breadboard models of the IBR at
the 100 watt, 200 watt, and 400 watt load power level.
(4) To compare the results of tests ou the models with the results
predicted by the design equations.
Every effort has been made to maintain a consistent set of units
within the body of this report. The following units are used exclu-
sively:
(a) Inductance, microhenries
(b) Capacicance, microfarads
(c) Resistance, ohms
(d) Time, microseconds
(e) Voltage, vol t s or miliivolts
(f) Current, ampere* or milliamperes
Althouiih uc sterilization or :nigh-impact requirements were
imposed on this progian. we have been aware of the possibility
that an IBP may be utilized in a planetary-landing mission. Thus
all of the function-a l c m ponent parts used in this design are
amenable to severe temperature and mechanical shock environments.
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III
TECHNICAL DISCUSSION
A. THEORY OF OPERATION
1. General
The circuit described herein is a free-running, blocking
oscillator, Whose power output capability is controlled by
controlling the amount of input energy absorbed each half-cycle.
We will first describe the operation of the open-loop version of
the oscillator, and then discuss the closed-loop regulated version.
For positive starting, a separate starting circuit must be
incorporated, and to conserve power, our starting circuit turns
itself OFF after the output reaches its nominal level of operation.
The starting circuit, although interesting, will not be treated
as a part of the basic oscillator circuit, but will be discussed
in detaii further in this section.
Figure ]. shows the schematic diagram of the open-loop
oscillator at its simplest.
With Q1 turned ON, current starts to flow in N1 in accordance
with the relation:
T
Z - fi0
Performing the indicated integration and substituting E s = e,
and assuring that the transistor's saturation voltage is zero,
we obtain:
Z = ^ ^s T
Thus the current in transistor Q1 increases linearly with time.
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FIGURE 1. BASIC BOOST-OSCILLATOR.
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As current (I) flows in the primary N1, a voltage is generated
across the secondary, or feedback, winding NFB. This feedback
voltage continues the action performed by the starting cirucit
and maintains Q1 saturated. At some pre-determined peak-current
level (I - Ip ) the circuit switches Q1 OFF and CR3 starts to
conduct. At this instant, all of the energy previously stored
in the primary inductance (LI) is now started down its discharge
path into the output capacitor, where it is stored and delivered
into the load, where it is dissipated. The charge-discharge cycle
is then repeated by virtue of the base-circuit elements. The
action of the base-circuit elements is described later. During
the inductor's (L1) charging period, energy stored in Co is
provided to the load. The inductor current wave-fora is shown
in Figure 2.
To see just how all of the required actions take place in
the real world, we refer to Figure 3. Figure 3 shows the circuit
elements required to perform all of the operating cycle, except
for the starting circuitry:
With the power-switching transistor (Ql) initially turned ON,
a feedback voltage appear# across the feedback winding NFB with
the polarity shown in Figure 3a. This feedback voltage drives
an instantaneous current through the base-drive capacitor (C2)
and also drives a continuous current through the control circuit
to maintain Q1 in an ON condition. With Q1 ON, the current through
NI continues to increase in a linear fashion. This interval is
defined as the "charge period"; when energy is stored in L1.
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FIGURE 2. PRINCIPAL WAVEFORM AT TURN-ON
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Eventually, as L1 charges, the current through QICE becomes
sufficiently high so that the base current (limited by the
control circuit resistance, R1) '.s no longer able to maintain
Q1 saturated.
Thus Q1 starts to turn OFF and thereby starts to sustain
voltage across itself. This reduces the voltage available to
N1, and thereby reduces the feedback voltage. As the feedback
voltage is reduced the base-drive current is reduced, and Ql
is forced further into its OFF state. This sequence is regen-
erative and Q1 is completely turned OFF in very rapid fashion.
With Q1 entirely OFF, no current flows through it; however
L1 was charged to a peak-current value, Ip. This peak-current
must flow somewhere, and fortunately a path is available through
diode Do, capacitor Co, and load Ro. However, the sense of the
voltage across N1 has now reversed, because L1 has become a
source of energy for Co and Ro. Thus the current through N1
during this discharge period is decreasing, and therefore the
feedback voltage across NFB has a reversed polarity as shown
in Figure 3b.
As shown in Figure 3b, the feedback voltage is now series-
additive with the voltage previously stored on capacitor C2. Thus
a current is driven in the reverse direction through diode D2
and base-region capacitance CB, limited only by the base
resistor R2. This current perforus its main function by dis-
charging C2 and CB, and then charging C2 to a polarity as shown
in Figure 3c, in expectation of the next charging cycle.
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FIGURE 3b. POLARITIES DURING TRANSISTOR Q1 TURN-OFF
TIME, SHOWING THE BASE -JUNCTION
CAPACITANCE (CB).
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FIGURE 3C. POLARITIES DURING THE DISCHARGE INTERVAL.
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When the primary indjctance L1 discharges into the output
circuit, the current through N1 eventually reaches zero. Thus
the feedback voltage goes to zero and capacitor C2 can discharge
through QICE to turn Q1 ON and to start the next charge period.
As noted, the charge period and discharge period are indepen-
dent and this fact leads to the method of derivation of the
required circuit components and operating parameters. (See
Appendixes for details of all derivations.)
To regulate the output properly implies that the average (DC)
voltage on capacitor Co is constant and that the ripple (PPAC)
voltage on Co is relatively small.
DC regulation is achieved by sensing the output voltage,
comparing this value to a reference voltage, amplifying the
difference (error) voltage, and thereby controlling the amount
of DC current delivered to the base c.f the power-switching tran-
sistor Q1 from feedback winding NFB (see Figure4). By reducing
the base-drive current to Q1 (by increasing RI), we immediately
limit the peak-current, Ip, during the charge half-cycle, decreasing
the energy stored and subsequently decreasing the energy deliverable
to the load.
The same basic equations may be written to describe both
Oscillator and Regulator operation:
(a) For the charge interval, Q1 conducting:
GS	 L	
121^
	 --------------------------- (1)
C-/f
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(^)) For the discharge interval, Q1 non-conducting:
`fo	
= Z.	 t^.	 ---------------------- (2)
d^
Substituting the definitions given above into equations (1) and
(2) we obtain general expressions for the charge and discharge
cimes:
----------------------- (3)
Fs
J	
L , -ZP
	
----------------------- (4)
Adding equations (3) and (4) yields an expression for the total
period:
0
Equation (S) is the basic relation governing the operation of
the Boost Oscillator or Boost Regulator. From equation ",
and other considerations, we will derive design criteria for
both open-loop (Oscillator) and closed-loop (Regulator) operation.
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By substituting the geometrically-derived expression for
the peak current:
..Z'P c %A Io T
-Ta/is
	
or 	 --------------- (6)
IP = zz (/-,:o
where
	 (^ ..
	 9	 duty-cycle,
T
into equation (5) we obtain;
TS 2/_, ^o S)	 E	 --------E!	 - r
Now substituting the definition of load current;
co ---------------------------- (8)
into ee,uati.on (7) yields;
_ejf / _L :	 ( )
0
Finally by normali ;.ing the input voltage with respect to the
output voltage, and solving for the inductance, we obtain;
=	
T11,	 ^/—.Gc	 -------- (10)2
	where	
= 
Es-	 the normalized input voltage.
V
In the or, r
-loop case, the ratio 'V is constant in any
given design, but is dependent on duty
-cycle in the following
simple fabnion; "et f GS = /	
---------------------- (11}
In the closed-loop case, the ratio "u" varies over the range;
=. S1A ^ .E—^
Vo	 ^7
and the duty-cycle as well as the period vary with input voltage.
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2. Oscillator Operation
Because the normalized input voltage is constant in this mode
of operation, we rewrite equation (10) in terms of duty-cycle only
and thereby delete the normalized input voltage from the expression
for inductance. This yields:
L/ = 2 ^ l / `-6 J	 --------------- (12)
Thus we see that once the load (Ro), operating frequency
(periodT), and duty-cycle ( S ) are selected, the charge inductance
is uniquely determined by equation (12). Conversely, once the
charge inductance is known, the period and duty-cycle are seen to
be independent of the input voltage. However in any particular
design, the duty-cycle will be controlled by the feedback circuit
parameters, and as the duty-cycle is varied, both the duty-cycle
(and thereby the output voltage) and the period will vary.
Once Ll is calculated, equation (12) may be used to find the
period at any duty-cycle. The minimum period for the simple
oscillator is obtained when
	 6- - 0.333.
The output voltage is related to the duty-cycle as given
below:
V,0 = gs (/— S)—	------------------ (13)
For convenience we also define the "boost ratio" as:
/— ^ —
	 ------------------ (14)
Page 17
It remains then to relate the duty-cycle to the base-drive
parameters to complete the steady - state description of the
oscillator.
By definition;
	
-P1	 (.IP 	 a	 --------------------------- is)
where 
l
& is the current -gain of the switching transistor, and
1  is the base-current.
In terms of the feedback (base) circuit parameters, we
obtain;
l  VFB NFB ^^
_	 _P	 R1	 Ni
Substituting the definition of Ip, equation (6), into
equation (16) we obtain;
I? V, /
	 j ^` ^ NFL ^s
	
-------------
Ifo h J	 Ni	 i	
(17)
Rewriting equation (17) and substituting equation (14)
yields;
N^ k,	 ------------- (18)
Solving equation (18) for the duty-cycle, gives;
rS /—	
2 All R°
IV, R. ------------- (19)
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From the definition of duty-cycle, we have the following
restriction on its range;
o 5 S _<I
This inequality implies the upper bound;
2AII R i	 <
p NtB Ro — I
------------------ (20)
------------------ (21)
and the fact that all of the parameters ( /3 , N2, N1, Ro,
and R1) are positive numbers implies the lower bound;
2/-1, k
os-
/^ NF6 ^o
Taking the upper limit yields;
RO A rg
R,	 2 All
------------------ (22)
------------------ (23)
The relationship between parameters expressed by inequality (23)
s'.ove gives the allowable range of the theoretical base-drive
resistance for proper operation.
^It is also convenient to calculate the "boost-ratio" for the
oscillator in terms of the circuit parameters;
yD	 Ra NFe ilk
Boost-Ratio	 a	 ------- (24)
ES	 2 aE'i Ni
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3. Regulator Operation
The same expression, equation (10), may be used to calculate
the required value of charge inductance (L1) for the Regulator-mode
of operation, as was used to calculate L1 in the Oscillator-mode
of operation. It is also desireable to calcul==e the operating
frequency at other input voltages. This is accomplished by simply
rewriting equation (10) in terms of the normalized input voltage
and solving for the period;
2 L, -2	 1
90
The minimum period Tx occurs at a value of U= -Z-,Cy = O.624 .
It is preferable to maintain a duty-cycle no greater than 50%
to optimize the transfer of energy from input to output, and to
minimize filter requirements.
To accomplish this it is necessary, where V >24, to provide
an overwind on the charging inductor.
Figure 5 shows the circuit configuration with an overwind.
To calculate the value of charge inductance required by this
configuration necessitates some recalculation. The detail cal-
culation is given in appendix A, and the result is given below;
LRoT 
'uldt	 ---------------------- ( 26)
2 /-,a
Once the charge inductance is calculated from equation (26) at
the selected values of load, frequency, and duty-cycle at minimum
input voltage, we can calculate the overwind, frequency and duty-
cycle at any value of input voltage.
Pa-0e 20
ES
1 
R0
FIGURE S. BOOST -OSCILLATOR WITH AN OVERWIND.
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All of the formulas required to perform the calculations are
listed below:	
)	 )	
--------------- (27)
Ar	
-)
--------------- (28)
--GL
,Lt 77 } ^
s
,eo v ro
--------------- (29)
--------------- (30)
--------------- (31)
The minimum period (maximum oscillator frequency) is calculated
in Appendix B, and exists at a value of ,GCs,!!X and;
)11/2 3
X-------------------------- (32)
As is evident from expression (29), the period is inversely
proportional to the load resistance. As the load current decreases,
the operating frequency rises, and one could expect an infinitely-
high frequency at zero load current. Luckily, t}a switching losses
rise rather dramatically as the load current reduces below about 10%,
and these internal losses prevent any runaway condition from
damaging the switching transistor.
Graphic comparisons of the results attained empirically to
those calculated from equations (29), (30), and (32) are shown in
Figures 6 and 7, respectively. As is evident, correlation is
excellent and the design equations are deemed useful and accurate.
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4. Efficiency Consideration
To take into account a?1 of the individual loss terms in the
circuit is a long and tedious process. But, if we lump all of the
losses into two components, we can effectively account for the
distributed losses and still write our descriptive equations as
simply as before.
Let us assume that the transistor switch (Q1) and the output
rectifier ^Do) both have a constant drop of one volt regardless
of current level and temperature. Then equations (1) and (2)
may be rewritten to include the effect of these voltage d1 .s as;
L^
ES-I= 
L^c
3f
dl
V f /- EJ =L, 70 Lo^^-f
----------------- (33)
----------------- (34)
From equations (33) and (34) we may derive an expression
for the period, once again;
T=	 It	 ---- (35)V ' ^(ES-7)
The period as given by equation (35) is of the same form
as that given by equation '5). Thus all previously derived
expressions are valid, provided only that we replace every "Es"
term by "Es-1". Or, we may simply redefine the normalized input
voltage as:
Es
—1
	
-------------------------- (36)
V,
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In effect, the definition (36) implies losses of about 8% at an
input of 25VDC and losses of about 4% at an input of 5MC. As
will be seen below, these numbers present fair approximations to
their measured counterparts.
A comparison of the actual, measured efficiency to an assumed,
constant efficiency is shown in Figure 8. The figure shows the
input current as a function of the input voltage under constant
rated load conditior..s for the 10OW IBR. We believe that the differ-
ences between the measured and calculated values are minor, and
that a constant efficiency is a fair approximation.
However by defining the normalized input voltage as in
expression (36) above, a much closer approxination is obtained.
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5. Starting Considerations
Initial starting is accomplished by means of a simple
unijunction (UJT) transistor relaxation oscillator. The "starting
circuit delay" shown in Figure 2 is equal to the period of the
UJT oscillator. This period is not critical., and may be set as
desired in the "millisecond" or "second" time ranges. Once the
circuit has been turned ON for the first time (i.e. Ql saturated),
and the proper voltage is present at the output terminals, the
differential error-amplifier produces a signal to inhibit further
oscillation of the UJT.
To minimize standby losses, the "inhibit" in our design
actually
 opens the DC power line to the oscillator. If the output
voltage drops below its regulated value, the UJT oscillator
automatically resumes operation.
For the circuit to start, transistor Ql must be held ON for
a sufficiently long time so that the voltage on the charge
inductor's feedback winding hag
 the time to build to the full
feedback voltage. This means that capacitor C2 must be large
enough to continue to conduct for the full build-up titre.
Resistor R2 should be sized to limit the base-drive current
to the peak-current value divided by the linear current-gain of Q1.
To calculate the voltage build-up time-constant, we first
calculate the series limiting resistor R2:
RZ IL ^'F6,n,i.y	 VBE^ f	
----- --------- (37)(1p,/#)
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The effective inductance of the feedback winding is:
LF6 = 	 --------------------- (38)
N,
Then the feedback voltage build-up time constant is LLB/R2;
the RC time-constant in the base circuit should be much larger
that this;
e2 C3 )^ Lea ;:Z:, 4 C re
	
,Q2	 h'z
and
	
^Z2	 /V//J
------------- (39)
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6. Charging Inductor Design
In sizing the charge inductor, we must know the following:
(a) Inductance value,
(b) DC current level,
(c) RMS current level, and
(d) AC voltage and frequency.
The inductance value is calculable from the equations previously given.
The DC current level is determined by the load, input voltage, and effi-
ciency. The RMS currents are determined by virtue of the DC currents and
the circuit wave-forms. These currents determine the inductor's wire
size. The AC voltage is calculable from the input voltage swing, but is
generally not a determining factor in sizing the charge inductor.
All of the currents in the primary and overwind sections of the charge
inductor are tabulated below:
INDUCTOR CURRENT IN TERMS OF I
WINDING PEAK AVERAGE RMS
PRIM RY,
2» ;17d^^ 4152 	 hi^ )^^2^ f
(Ip1)
OVERWIND
No
(Ip2)
/t	 L)^^aPRIMARY 013 (
SOX
DUTY-CYCLE
OVERWIND / 1163
NO PRIMARY
4 2.3
OVERWIND N1
TABLE 1.
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7. Semiconductor Discussion
The switching transistor must be specified to have current-gain
at collector currents as high as the value of:
207 ^'	 --- (40)
Although the switching transistor operates at the average current
level as far as power dissipation is concerned, the gain at Ipl is
important in terms of the base-drive power requirements.
Thus it is preferable to use two, or more, parallel transistors
to obtain high gain, than to stretch the capabilities of a single
power transistor by operating with low 
1
3
 
(^ <20)
. 
Some additional
power is lost in base-current splitting resistors, but this is more
than made up by the decrease in saturated drop and increase in 
P 
of
each transistor in the parallel configuration.
The problem of paralleling transistors does not arise in the
circuits considered herein until the output power level exceeds about
400 watts. At this output power level, the peak transistor current
(Ipl) exceeds thirty-two amperes, and one rapidly approaches that
rarified atmosphere of power transistor state-of-the-art.
Fortunately the wire size for the primary of the charge
inductor becomes proportionately large. Fortunatelyi because by
utilizing parallel strands of wire for the primary winding we
arrange for automatic snaring of collector current in the paralleled
power transistors.
Furthermore as the state-of--the-art is approached in fast,
high current power transistors, so also is the state-of-the-art
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approached in fast recovery, high current power rectifiers.
Again, because of the winding requirements, the output
rectifiers may be paralleled and automatically achieve current
sharing. Figure 9 illustrates this connection principle.
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FIGURE 9. BOOST-OSCILLATOR WITH ?QLTIPLE POWER SECTION.
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B. DESIGN CONSIDERATIONS
1. General
In the design effort reported herein, the following functional
requirements were specified:
Input Voltage Range:	 25 to 50	 volts DC
Efficiency, Minimum:	 90	 h
Regulation:	 +0.5
	 %
Output Voltage:	 56	 volts DC
Output Ripple:	 50	 MV RMS
in specifying all of the above, nothing is implied regarding
operating frequency, Pynchronization or circus* protection. Although
the Boost Regulators to be designed are intended to provide the
DC power for the 2.4KHZ inverters aboard a spacecraft, the BR's
have sufficiently ?ow ripple output so that operating frequency
is not a sub-system design criterion. Synchronization is important
only when it is necessary to phase specific noise bursts to minimize
total DC bus noise content. Because the intended spacecraft
and the BR design itself have sufficient decoupling ; this also is
unnecessary.
Circuit protection for the spacecraft's power subsystem is on
the component (sub-assembly) level, and redundancy exists in terms
of a "Main" BR and a "Standby" BR.
Tars the choice ,of operating frequency was made on the basis
of conveniencq. A frequency of SKHZ was selected as the operating
frequency (TI) at the minimum input voltage (25VDC) and maximum
load (100w, 200w, and 400w). At this frequency the switching
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losses at full load should be minimal and the weight of inductors
and capacitors should also be minima::. This conclusion is based
on a study by TRW Systems (Reference 3). This study actually shows
an optimum (minimum-weight to maximum-efficiency ratio) at a
frequency nearer to 6KHZ, but for the sake of convenience 5KHZ was
finally settled-on as the design-point frequency (period T1).
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2. Charge Inductor
All three charge inductances were calculated using equation (27).
Certain of the parameters in equation (27) are independent of the
load level. These parameters are tabulat-d in Table II, and are
used in all of our subsequent design calculations.
The charge inductance, average, RMS, and peak currents, core
numbers, turns, and wire sizes, for each inductor were calculated,
using the equations developed in section A, and are summarized in
Table III.
Results of the design calculations were verified in detail
tests of the 100 watt BR breadboard. The period (T), the duty-
cycle (S), and the charge time (Tchg) were all calculated over
the range of input voltage (25VDC to 50VDC). These parameters
are plotted as the solid lines in Figure 6 and Figure '7. Actual
data as measured on the 100 watt breadboard is plotted as circles
on the same two figures. Correlation is adequate from 20 volts
DC input to 52 volts DC input.
No degradation of performance occurred over the 20V to 52V
input range except for a slight decrease of efficiency at 20
volts input_.
All three breadboards exhibited the same general performance
chars-,
 rer{ati.cs; although detailed data, other than verification
of contract requriements, was recorded for the 100 watt IBR
breadboard only.
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Parameter Symbol Value Units
Minimum Normalized Input ul 0.428 —
Voltage
Overwind Ratio n 1.335
Maximum Duty-Cycle El 0.50
Period at u T1 200 microseconds
Minimum Period Tx 156 microseconds
Value of u at Tx u 0.626 —
x
Value of 9 at Tx
Y,
0.309 -
Maximum Normalized Input 0.875 —
Voltage
u2
Minimum Duty-Cycle
02 0.097
Period at u 2 T2 278 microseconds
TABLE H.
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s. Output Capacit r
During the charge period, output diode Do is back-biased and all
of the load current is supplied by the output capacitor, Co. If Co
is sufficiently large, the loa-' current will be essentially constant.
Tnen the consEquent drop in output voltage is due to the charge 9s*_
from the capacitor. The output capacitor's voltage drop during the
inductor's charge period is:
— 
.4% = Z-4T - 
to Tr-A } -------------- (41)
where V'_ i:, the negative-going portion of the output ripple waveform..
During the discharge period, the inductor's transient current
flows through capacitor Co. At the start of this interval, the
instantaneous output voltage rises suddenly because of the step-
current into Co. This corresponding-voltage-step is caused by
the effective series resistance (ESR) of the capacitor's structure.
As the current into Co starts flow with constant-slope (Ip. / Tdis),
the capacitor voltage to.?tinues to rise as a functioa of its integrated
srrznt. We can sura these two effects and write an expression for
the positive-going peak of the output ripple waveform:
[^ tx
IT
y i JPZ
	
., 
% GQ ^c^ s	 O II
where : O ^ 1, 
Equation (41) may be used to calculate the instantaneous
positive-going peak output voltage (v ol) at any point during L,-.e
inductor's discharge interval. We can also calculate the maximum
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value of co+ by utilizing the measured value of ESR and by integrating
to tx - Tdis. Performing the indicated integration we obtain:
a--
Because vo+ is greater than v o - , the peak-to-peak ripple
voltage on Co is i.dertically io+	 Table IV below summarizes the
calculated and measured values of these ripple parameters for the
1.C" IBR:
Calculated	 Meas::red	 UNITS
vo
	0.135	 0.15
	 VPK
^ 0	 0.233
	 0.24	 V PK
Ripple	 0.233	 0.24
	 VPP
TABLE IV
Photograph, of the ripple wavefo ms are given in Appendix F
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4. Semiconduc tors
Several different types of semiconductors, both transistor and
rectifier devices, were tested to determine their applicability in
the IBR circuit configuration,
Of the transistors tested only the following were acceptable
in terms of saturated drop, switching speed, at,:? current gain:
SOLITRON 2N3599
RCA 2N3265
WESTINGHOUSE 1776-0860
By using any c.' ._hese transistors it was possible to achieve
the (minimum) efficiency specification limit of 90%.
To gain confidence in these devices, and to permit competition
aetween manufacturers (to reduce price or to increase quality) it
was decided that these devices would each be used in one of the IBR
breadboards. Because the 2N3599 and the 2N3265 were available from
the beginning of the program, they were used fo_ the 100 watt and 200
watt units respectively. It should be noted that to achieve at 'east
90% efficiency in the 20OW unit, two parallel 2N3599's or 2N3265's were
required.
The 1776-0860 came to our attention, and became available, during
the 400 watt IBR design phase, thus it was selected for this IBR.
In attempting to find the best rectifier available for use in the
IBP.'s, we evaluated normal fast-recovery rectifiers, transistor base-
collector diodes, and ion-implantation diodes. Of all the devices
checked, the Westinghouse IN3911 was best. This was decid._d initially
on the basis of DC teat data i-omparing DC forward voltage drop for
the various devices (see Figure 10).
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C. TEST RESULTS
All three IBR's were designed and constructed in similar fashion.
Figures 11, 12, and 13 show the layout of the three breadboards.
Drawings number 5507, 5535, and 5536 are the schematic diagrams
of the 100w, 200w, aad 40OW IBR's respectively. For convenierce,each
parts list is placed just behind its respective schematic diagram
and layout photograph.
Each TBR breadboard was subjected to both steady-state and
dynamic tests, as well as to an investigation of all pertinent
waveforms.
Efficiency curves are given in Figures 14, 15, and 16. Typical
steady-state regulation and stability test results are given in
Figure 1.7 for the 400W IBR. Total regulation in each case as well
as ripple and efficiency were well within the specification requirements.
Results of output impedar_ce tests are given in Figures 18, 19,
and 20.
Results of the transient input and transient load tests were
recorded photographically and these photos are given in appendix
In general load transients from 10% to 50% (of rated load) or
from 50% to 100% (of rated load) had peak excursions of less
than 1.0 volt (less thar. 2% of the nominal output) and in all
cases returned to within ±280 my (±'1q, of nominal output) in less
than 5.0 milliseconds.
Response to input line transients (from 25v to 38v and from 35v
to 50v was uniformly excellent. All outpu t_ voltage rtcuraions were
well within the steady-state :egulation band (±280 mv).
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pJ
FIGURE 11. LAYOUT OF THE 100W. IBR BREADBOARD
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Response waveforms were also recorded for step-input transients.
These photographs illustrate now the IBR turns ON; the input voltage
appears at the output terminals quite rapid l y, then we see the
starting-circuit (UJ TL) delay, and then the actual IBR oscillator's
turn ON transient.
Page 69
D. LIST OF SYMBOLS
i
f
4
F
F
C Capacitance, microfarads
Cl Input capacitance
C2 Feedback capacitance
Co Output capacitance
D1 Feedback diode
D2 Steering or Clamping diode
Do Output diode
E Potential source, volts
Es Power source voltage
e Instantaneous voltage
i Instantaneous current
I Average current, amperes
I1 Average current during charge interval
T2 Average current during discharge interval
Ipl Peak current during charge interval
Ip2 Peal: current during discharge interval
Io Average output current into load
L Inductance, microhenries
Ll Charge inductance
L2 Discharge inductance
LO 0%-erviad inductance
a Cv erwiud ratio
N dumber of turns of wire
H1 Number of turcb on charge winding
a
Page 11 0
AL
N2 Humber of turns on overwind
NFH Number of turns on feedback winding
P Power, watts
Po Output power
Ps Source power
Q1 Switching transistor
R Resistance, ohms
R1 Feedback resistance
R2 Current limiting resistance
Ro Load resistance
t An instant of time
U Start of charge interval
t2 End of charge interval and beginning
of discharge interval.
t3 End of discharge interval
to Time of application of input (source) voltage
T The period of oscillation
Tchg The charge time interval
Tdis The discharge time interval
T1 The period of oscillation at the
lowest input voltage
T2 The period of oscillation at the
highest input voltage
Tx The minimum period of oscillation
U The normalized input voltage
ul Lowest value of u
u2 Highest value of u
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rux	 Value of u at Tx
v	 Instantaneous voltage drop
V	 Average voltage, volts
Vo	 Average output voltage
VFB	 Average feedback voltage during Tchg
P
Transistor current-gain
Efficiency
Duty-Cycle
Maximum duty-cycle (at ul)
^j	Minimum duty-cycle (at u2)
dx	 Duty-cycle at Tx
Esl	 Lowest power source voltage
Es2	 Highest power source voltage
f
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IV
RNW)M1O)ATIONS
A. PACK"IM
Because of their extremely low parts weight, we believe that
the IBR's say be packaged to yield specific power nuwbers greater
than 30 watts per pond. Table V below sumsarizes the estimated
physical characteristics achievable.
A program to package one or more of the IBR's in a flight
configuration seers to be worthwhile.
B. INtl RATION
It is also of some interest to determine if a configuration
in which the IBR drives an Inverter can be regulated from the
Inverter's output terminals. This question has to do with the
stability of the resultant closed-loop. If this configuration
proves feasible it will provide the means to maintain the 50VAC,
2.4KRZ, Inverter output to much tighter regulation limits than are
presently achievable.
Two kinds of protective schemes are required by the Power
Subsystem:
1. Protection of the raw (solar array
and battery) bus from short-circuits.
2. Protection of the inverter output
from a short-circuit of one particular
load.
Protection of the raw DC bus may be accomplished by insertion
of a transistor switch between the raw bus and the INR input. This
switch would remain saturated for all operating currents, but would
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enter a current-limiting mode in the event of an overload or short-
circuit at its output terminals. We envision a current limiting
scheme in which a DC current transformer is biased to a preset
maximum value. This saturable transistor, in conjunction with
others, can also be used to accomplish those switching functions
presently necessitating the Kinetics switch. This latter fact
may be particularly useful in missions having extremely long life,
such as the "Grand Tour".
Magnetic protection of individual spacecraft loads is also
practical at the 2.4KHZ operating frequency of the inverter. A
reactor in series with a given load is biased to a preset maximum
(gate) current level; as the load tries to draw more current, the
reactor starts to absorb (input) voltage thus creating a current-
limited input. The obvious advantage of this scheme is that reset
is automatic.
It seems to us mandatory that these areas be investigated
in a thorough manner. One result of the investigation may be the
increase of the spacecraft's power subsystem frequency from 1.4KHZ
to 4.8KHZ.
If this frequency increase is adopted, a second result may be
the replacement of the inverter's switching relays by all solid-
state switching. This is because it becomes practical to use more
magnetic components at the higher frequencies.
C. THEORY
A direct analog of the IBR is a 'bucking" regulator configuration.
It is possible to build a Buck Regulator using the same feedback.
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mechanism used on the IBR.
A program to investigate the efficiency, and to write the
operating equations for the Buck Regulator is a natural outgrowth
of the IBR investigation. Buck Rsgulators may be particularly
useful where solar-cell panels reach very low (steady-state)
temperatures and where maximum power is required at the low
temperature (i.e. at high bus voltages).
A program should also be instituted to investigate the buck-
boost configuration. This is the configuration in which the output
is taken from an isolated secondary winding and thus allows the
output voltage to be, in effect, unrelated to the input voltage
range.
D. PROGRAMCM
It is also possible to write a computer program which will
size all major circuit components as a function of output power
and operating frequency. This will require that the computer has
available a "library" of data on capacitors, cores, wire, and power
semiconductors. Such a library will be useful in itself as an
invaluable aid to the power design engineer.
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APPENDIX A
Derivation of Operating Equations
During the charge interval the voltage on the inductor is essentially
equal to the input voltage, therefore;
L1 141 s ^^ Soys d T	 T -----------------(1)
During the discharge interval the voltage on the inductor (including the
overwind) is essentially equal to the output voltage less the input
voltage, therefore;
V. -ES = L2 '4.T = Li IPi
	
-----------------(2)
Solving equations (1) and (2) for the charge and discharge times, gives;
TeAj cc L.tPA
	
-----------------(3)
and,	 T^iS = 1- 'z IP2 //^/o-Fs ) -----------------(4)
Adding equations (3) and (4), We obtain the total period;
T= ^-, rP, t L:1PI
Fr	 Vo - Es
-----------------(S)
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Substituting	 ,7 44 c 17Ipa and L 2 a 
n2 L / 	 into
equation (S) and collecting terms, yields;
T = n ^^F:f F
	
I 	 ---------------- (6)
Substituting	 1P2 a 2	 (derived in Appendix D) into
equation (6) yields;
	
2-p7/-j
 	 /	 ----------------(7)
V, -Es
Substituting	 2 W Vo /'e p	 into equation (7), and rearranging;
-T._ 2 
n Li	 o	 h 1/0 
----------------(8)
cr
By defining a "normalized" input voltage as; AeArAr 	 ----------------(9)
and substituting the definition (9) into equation (8) gives;
hs r^ L,Ta ^---- + -^--- (10)
Substituting the expression for the overwind ratio (derived in Appendix C)
into equation (10), results in the following simple fora of the period;
2L/	
----------------(11)
Ro	 6
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To obtain any stationary values of T requires that T be stated in terms
of the independent variable "u" and the constant parameters. Thus we
rewrite equation (11) by substituting equation (0);
/— l.0	 71 2
----------------qeol-	 IJ^---
-mss 
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APPENDIX B
Calculation of Operating Frequency Range
Once having selected the operating frequency under a given set of con-
ditions, the frequency under any other set of conditions is calculable
from equation (A1!), in terms of the period;
L
z^/-^.
2xZ8$x/0 •6 F/^1
JA 4	 ( J
----------------- (1)
	
T=	 microseconds --------------- (2)
where F/ 	
_ <^-^Gtf.4f.I?,^'	
---------------------(3)
The expression F1 (u) can be minimized with respect to the norbalized
input voltage. Differentiating F1 (u) with respect to u, gives;
Q^^l-L	
^^/- •Gt. ^ rf^^2^! -3.L[Z^l'u`i u3) 2 
------------ (4)
 
Letting the derivative in equation (4) vanish and collecting terms yields;
	
t	
-. alt	 :
Solving equation (5) for ux yields;
"kX =	 I(^ -^)	 -------------------- (6)
Substituting the value of overwind ratio (n-1.335) calculated in Appendix a
into equation (6) yields;
14,V=0.`26
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Thus the maximum operating frequency occurs at an input voltage, Es,x;-
ES^ z	 /t-ur V	 -------------------- (7)
/f o16Z1Sx56
L",
	= st. 2 VO4-71-r.
It should be noted that the operating frequency is directly proportional
to the load resistance. Thus as one approaches the no-load condition the
operating frequency becomes very high and is dependent only on the internal
fixed losses and on component response limitations.
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APPEIMIX C
Calculation of Duty-Cycle and overwind Ratio
The duty -cycle, X , may be calculated directly from its definition;
T,
Substituting from equations (A4) &ad (AS).;
L2IP2
t VO
L, Ip1
	 (1-2 IpzrEs	 Vi - Es
Simplifying equation (1) results in the following ehpr,:ssion for the
d •ity cycle;
`- I
j -----------------(2)
Equation (2) may be rewritten to obtain the overwind ratio required by
the circuit;
-----------------(3)
For our particular cese the overwind ratio is calculated at a minimum
input voltage (determined by external requirements) and a maximum duty-
cycle (selected by the designer);
(7. f /) (;. 4 246
4 it 4 33S
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We may now use the formula for duty-cycle, equation (2), to calculate
the duty-cycle at any input voltage.
For example, we may calculate the duty-cycle at the maximum frequency
of operation (Tx);	 C	 (/ + 0.624C x A33J'
	
GX	 /-0.626
And at the maximum input voltage 02);
o, 87S r /, 33^'
/-Aff1.2
S2 = 9. 7Y .
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APPENDIX D
Calculation of Currents
1. Peak Current During Discharge --
The peak current during the inductor's discharge interval (Ip2)
is calculated directly from its relation to the average output, or
load, current (Io);	 .1
/ tpt
T j	 Adia
T
Io T = i Zv z id;s	 ----. ------------- (1)
ids	 /-
2. Peak Current During Chargei-
IP, ^ n lP2 = 2^
3. Average Input (Source) Current --
,fs T.
------------------ (2)
------------------ (3)
------------------ (4)
------------------ (5)
1s IS = -To 	 ------------------ (6)
/4	 .cc
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4. 04S Currents in Windings --
For any sawtooth waveforms, the RMS value may be expressed as
follows;
	 /	 /A
TRA45 'a -TQk -^!-(3T
Applying this relation to our charging inductor's waveforms,
yields;
From equations (2) and (7);
	
1-	 2Io L. Tc%} viz
O^ RMS C	 ^-
/-	 r
Z ro /;^)- J12
Z1—of
From equations (2), (3), and (7);
	
2	 !T	 _
-fS,RMS s 1 0^ RMS ''f" ^o, RMJ
------------------ (a)
------------------ (9)
------------------(lo)
------------------(11)
^.Zj 12
/—	 3 f __r ------------------ (12)
4^0	 h Llf
------------------(13)
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5. Relationship of Peak Currents --
The energy stored in inductor L l is essentially equal to the
energy released through inductor L2. Thus We have;
But	 1- 2 a h:L/
1.
and	 TPA = h —7)Q2	 ------------------(15)
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T: 1I
T
(period)
L
APPE14DIX B
Boost-Regulator Inductor Design
This analysis was performed by D. Hopper of JPL. It is cur opinion that
it is a useful adjunct to the design engineer who is less interested in
canonical forms and more interested in answers.
From analysis, we have the waveform below. Also the decay can be assumed
to be linear:
T
I.,r T ^a
d •^	 ^sTA vB
 = IO 2 IPZ T
I =1'r T
%di.s
Because f ._/ = O
r + YZ Vo-Va = o
Where	 trf - input voltage,
V 2 - Inductor voltage,
V - diode forward drop,
and	 \40 	 output voltage.
-----------------(1)
-----------------(2)
-----------------(3)
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Equation (3) yields:
V, j : Vo f VQ - Et	 -----------------(4)
d'L ^ 'Y^ = ale,
of	 QLj - VJ si r Vt a
T,,lf
W. NO
L (V V
	
	
2Io^
7t	 7dis
	Al 	 -----------------(5)
Z^
When transistor Q1 is ON, f 'tlr0;
ES — Vim, — Vr4 f = 4	 -------- --------(6)
	
YI = ES — Vate	 -----------------(7)
From
From Transformer Equations,
V^ 'v
dt -----------------(8)
Also ato( a k UDCdt de where (R= a constant)
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i	 ,`t
Because
	 is assumed linear, 4106	 can be assumed to
dt
be linear.
vj d
dd,J = v'^^Ta/:.r	 -----------------(lo)
-----------------(11)
Q !f ^ ac ^
ll.I
	
,	 -----------------(12)71N^	 d
	
Because 
	 -
 4 0,A --- -------------(13)
i
V^^ T
^^2 TdI:^
	
and	
N S — V ^	 T ^
'	 Z y f vo -ES 	 rd
From the relation that the charge energy is equal to the discharge energy;
2
O^ = 2 ^z 1pJ2- X	 l
-----------------(17)
which yields; r' s: 
N Z g h
-----------------(18)
-----------------(19)and	 ^P/ = 2 h .^ T7*I1
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The equations basic to design are:
t
z so r
Nm r A	 f
I
;V'
 - Ef Td i.s
.j	 N:	 2Ia T	 -----------------(22)
^	 /Ui	 Tdis
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APPENDIX F
Photographic Data for the 10OW IDR
FIGURE	 1. Input Current, 25V
2. Input Current, 38V
3. Input Current, 50V
4. Input Capacitor Voltage, 25V
5. Input Capacitor Voltage, 38V
6. Input Capacitor Voltage, 50V
7. Primary Current in Charging Choke, 25V
8. Primary Current in Charging Choke, 38V
9. Primary Current in Charging Choke, 50V
10. Overwind Current in Charging Choke, 25V
11. Overwind Current in Charging Choke, 38V
12. Overwind Current in Charging Choke, 50V
13. Emitter Current I- Switching Transistor (Q1), 25V
14. Emitter Current in Switching Transistor (Q1), 38V
15. Emitter Current in Switching Transistor (Q1), 50V
16. Collector Emitter Voltage (Q1), 25V
17. Collector Emitter Voltage (Q1), 38V
18. Collector Emitter Voltage (Q1), 50V
19. Feedback Winding Voltage, 25V
20. Feedback Winding Voltage, 38V
21. Feedback Winding Voltage, 50V
22. Feedback Current in Charging Choke, 25V
23. Feedback Current in Charging Choke, 38V
24. Feedback Current in Charging Choke, 50V
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25. Output Capacitor Voltage, 25V
26. Output Capacitor Voltage, 38V
27. Output Capacitor Voltage, 50V
28. Input Current Transient
29. Load Transient Response, 10%-50X, 25V
30. Load Transient Response, 50X-100%, 25V
31. Load Transient Response, 10-50, 38V
32. Load Transient Response, 50-100, 38V
33. Load Transient Response, 10-50, SOV
34. Load Transient Response, 50-100, 50V
35. Load Transient Response, 10-50, 25V (20OW)
36. Load Transient Response, 50-100, 25V (20OW)
37. Load Transient Response, 10-50, 38V (200W)
38. Load Transient Response, 50-100, 38V (20OW)
39. Load Transient Response, 10-50, 50V (20OW)
40. Load Transient Response, 50-100, 50V (20OW)
41. Line Transient Response, OV-SOV
42. Line Transient Response, OV-25V
43. Line Transient Response, OV-25V/50V (20OW)
44. Line Transient Response, 25V-38V No Load
45. Line Transient Response, 35V-50V No Load
46. Line Transient Response, 3bv-25V Full Load
47. Line Transient Response, 25V-WV Full Load
46. Line Transient Response, 25V-38V Full Load
49. Line Transient Response, 50V-25V bull Load
50. Line Transient Response, 38V-25V No .Load
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200 ma/cm
100 us/cm
10% LOAD
20 ms/cm
IMPROVED BOOST REGULATOR 100W
TYPICAL WAVFF0rL S
L 1
 INPUT CURRENT @50 V
or
	
ME
200 us/cm
FIGURE 1
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f	 L1 INPUT CURRENT @30 V
200 as/cm
100 LOAD
100 us/cm
20 ma;'cm
lw I"
200 ma/cm
ow
IMPROVED BOOST 2EGULATOR 100,1
TYPICAL WAV'EFOR -IS
10% LOAD
FIGURE
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200 us/cm
100% LOAD
100 us/cm
20 ma/cm
i
MerF
200 ma/cm
wr I"
IMPROVED BOOST OEGUTATOR 10014
TYPICAL WAVEFORMS
L 1 INPUT CURRENT 1-6 25 V
FIGURE 3	 10% LOAD
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IMPROVL^P BOOST REGULATOR '10',;
TY:I:.'AL WAVEFOR,1
ItiPUT CAPA.'ITOR VOLTAGE
	 25V
FIGURE 4
PF
	
No
30 .:s/c.-1
100% LOAD
10 us/cm
10% LOAD
olrm
.1V/cm
2V/cm
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INPUT CAPACITOR VOLTAGE _ 38V
FIGURE 5
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50 us/cm
lier
.2V/cm
100°; LOAD
10 us/cm
10% LOAD
1V'r
.1V/cm
IMPROVED 300ST REGULATOR 100W
TY''IrAL WAVEFORM
INPUT CAPACITOR VOLTAGE 50V
FIGURE 6
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INPUT CURRENT CHARGING CHOKi: :, 25V
FIGURE 7
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SO us/cm
I"r
2.0 A/cm
1001'. LOAD
10 us/cm
10% LOAD
im
.2A/cm
IMP ROVSD BOOST REGULATOR 100!'
TYPICAL WAVEFOR11
INPUT CLIMENT CHARGING CHOKE rl 3SV
FIGURE 8
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Dr ROVED BOOST REGULATOR I M4
CYPICAL NAVL'FORI•I
INPUT CURRENT CHARGI\G CHOKE - 50V
FIGURE 9
r1k
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50 us/cm
100% LCAD
10 us/cm
,2 A/cm
f
10% LOAD
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mw "M
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